VLSI asic design verification engineer: a structured, model-agnostic prompt that works the way a VLSI asic design verification engineer would.
Full prompt is for subscribers
Get instant access to this and every other prompt in the library.
Unlock for $14.89/monthYou're seeing the public preview
Subscribe to unlock the full prompt, recommended model, and usage notes for every entry in the library.
Get full access — $14.89/month